Abstract-High Energy Physics experiments require high-speed triggering systems capable of performing complex pattern recognition at rates of Megahertz to Gigahertz. Neural networks implemented in hardware have been the solution of choice for certain experiments. The neural triggering problem is presented here via a detailed look at the H1 level 2 trigger at the HERA accelerator in Hamburg, Germany, followed by a section on the importance of hardware preprocessing for such systems, and finally some new architectural ideas for using field programmable gate arrays in very high speed neural network triggers at upcoming experiments.
I. INTRODUCTION
Experimental research in High Energy Physics (HEP) is one area in which the speed advantage of neural networks (NN) implemented in parallel hardware has been exploited to great benefit. It is interesting to examine such applications in the context of NN research for three reasons:
1) The H1 [1] experiment at the HERA accelerator [2] in Germany is one of the rare instances of large-scale hardware neural networks playing a pivotal, long-term role in a major scientific instrumentation system. 2) The incorporation of NN's into a running experiment that extracts physics results online brings into focus a point under-appreciated in hardware NN design: a realistic hardware NN system must also include hardware preprocessing to transform the raw detector data into usable input variables. 3) Future HEP accelerators will have even more stringent real-time constraints than existing ones; at the same time, commercial high speed NN hardware is practically nonexistent. Some of the new, FPGA-based NN solutions currently proposed by HEP research groups are architecturally interesting in their own right. In the following sections, each of these points will be addressed in detail.
A. The HEP Triggering Problem
In experimental HEP, information on the elementary building blocks of matter and the forces between them is extracted from Corresponding authors: Bruce Denby denby@ieee.org and C. Kiesling cmk@mppmu.mpg.de the debris of collisions of intense, high energy particle beams produced in giant accelerators. The extremely low signal to background ratio for the sought after physics processes -typically 3 to 5 orders of magnitude -presents difficult challenges for the design of data analysis systems of HEP experiments. In experiments at the major accelerator facilities, data produced in building-sized multichannel particle detectors surrounding the interaction regions are produced at rates of several Gigabytes per second.
As it is not feasible, using today's technology, to log all of this data onto permanent storage media for later analysis, an online decision-making system is necessary: the experimental trigger. The timing requirements for such a device are rather severe. At the H1 experiment the HERA facility, for example, a new frame of detector data arrives at the trigger system every 96 nanoseconds, and though pipelining techniques may be used, the latency before full detector readout may not exceed 20 microseconds. The timing constraints at the LHC facility, currently under construction at CERN in Switzerland, will be roughly another order of magnitude more stringent than those at H1.
B. The Case for Neural Networks in HEP
The choice of NN in triggering applications has several motivations.
¢
In HEP data, discrimination between signal and background is based upon the spatial distribution of particle tracks and energy deposits in the various detector subsystems. As the triggering problem is thus essentially one of pattern recognition, it is natural to examine neural network techniques as a possible solution.
The snapshot-like nature of the HEP datasets -one 'image' per particle collision -leads to naturally-time-segmented data sets which lend themselves well to a data-driven approach.
Finally, the possibility of parallel hardware implementation of neural networks makes them appear a particularly attractive possibility where timing constraints are difficult. Although the use of hardware NN is by no means the standard in HEP, certain experiments, including H1, have made very successful use of them in triggering systems. As a caveat, it should be pointed out that the networks used in HEP applications are almost exclusively simple MLP's, albeit rather large ones. It is in the fast hardware implementation of NN trigger systems, and their adaptation to the experimental environment, that research challenges lie, rather than in NN architectures per se.
C. Organization of the Article
In section II, a detailed presentation is given of a neural triggering system that has been in successful operation for 5 years -the H1 experiment level 2 trigger [3] at the HERA accelerator in Germany. The system is based upon the CNAPS [4] neural network chip coupled with an FPGA-based preprocessor (the Data Distribution Board or DDB). An overall plan of the experiment, the NN architecture, hardware implementation, and a physics result made possible by the NN approach are presented.
Section III expands upon the importance of hardware preprocessing for hardware NN applications by presenting an upgrade currently in progress for the H1 preprocessor. The new version, called DDB II, which as its predecessor will be implemented in FPGA's, will have greatly extended functionality, allowing to perform clustering, matching, ranking, and postprocessing in less than 4 microseconds before passing the final results to the CNAPS trigger boards.
Section IV takes a look at the future of NN implementations for triggering -both for future experiments at HERA and for the even more challenging data taking at the LHC in Switzerlandmaking note of the fact that commercial hardware capable of servicing these experiments will likely not be available when they begin taking data a few years from now. Two original, highly parallel FPGA designs, one using standard arithmetic and the other digit online (serial) arithmetic, are presented as possible responses to these challenges. In preliminary tests, both permitted to calculate a multilayer perceptron architecture of 128-64-4 in under 1 microsecond, which is already a very encouraging result.
A conclusion is given in section V.
II. THE H1 EXPERIMENT LEVEL 2 NEURAL NETWORK TRIGGER AT HERA

A. HERA Accelerator and H1 Experiment
The HERA accelerator [2] is a typical 'collider' design. It has a circumference of 6.5 km, accelerating, in separate rings, beams of electrons and protons to very high energy (see the schematic layout of the HERA accelerator complex, including the injector machines in fig. 1 ). Although the particles in the beams are grouped into discrete packets called 'bunches', typically only a single proton and a single electron will enter into collision at each 'bunch crossing' (BC). These crossings occur every 96 nanoseconds, and the resulting final state particles are observed in huge detector systems surrounding the point of collision.
One of the two detector systems at HERA is the H1-detector [1] , which employs a large variety of detection principles (see fig. 2 ) in the various subdetectors. For the detection of electrically charged particles H1 uses an arrangement of 'wire chambers' or 'tracking chambers.' The tracker system is surrounded by a calorimeter which measures precisely the direction and energy of charged as well as electrically neutral particles. The calorimeter is enclosed by a superconducting solenoidal magnet with diameter of about 6 m, allowing to measure the momentum of charged particles via their curvature in the magnetic field. Further details on the H1 detector are given elsewhere [1] .
For triggering the apparatus, H1 has installed a scheme of three levels (see fig. 3 ), two hardware levels and one software level ("level 4") (an intermediate software level ("level 3") is foreseen, but not used at present).
In the first level trigger ("level 1") each of the subdetectors derives a trigger decision based on its data alone. Since the respective trigger processors must be able to make a decision at each bunch crossing, i.e. every 96 ns, the trigger data are shifted through, and processed in, digital pipelines. The length of the pipelines is 24 BC's and is determined by the memory time of the detector components. Since the execution time for the trigger processors at level 1 is strongly constrained, only coarse subdetector information can be processed. Due to the pipeline technique, on the other hand, the trigger decision at level 1 is deadtime free. The decisions from the various subdetectors are sent to a central trigger unit, where they can, again due to the limited latency of the trigger level 1, only be subjected to logical combinations. The final trigger decision of the first level is delivered after about 2.3 s (24 BC's) and the information prepared and used by the level 1 subdetector processors is transferred to the level 2 system. At this point the primary deadtime starts; no further triggers can be accepted until the event buffers are fully read out or a fast "clear" from the level 2 trigger system has been issued rejecting the event. When the event is accepted by the level 2, the detector readout is initiated and the full event information is sent to the level 4 processor farm, where an event reconstruction is performed and the final decision for permanent storage of the event is taken. For the level 2 hardware trigger the decision time is limited to 20 s in order to digest a maximum of 1-2 kHz from level 1 while keeping the deadtime below 2 %. At level 2, the information from all level 1 processors is available, so that the correlations among the various trigger quantities can be exploited. This is done using a set of hardware NN, as described below. The output of the level 2 trigger must not exceed 100 Hz which is the maximum rate for the level 4 RISC processor farm. The output rate of level 4 is limited to about 10 Hz.
B. Principles of the H1 Neural Network Trigger
The H1 NN trigger operating in the second trigger level, utilizes a standard MLP format (see fig. 4 ). For the network computations (matrix-vector multiplication and accumulation) a commercial parallel-processor chip is used (the 1064 CNAPS chip by Adaptive Solutions [4] , which however is no longer manufactured), while for the preparation of the input quantities and their interfacing to the CNAPS chips, the dedicated hardware preprocessor DDB (described below) has been built. Due to the high flexibility of programming the CNAPS chip, arbitrary neural algorithms may be realized, provided they fit within the latency of the level 2 ("L2") trigger of 20 s. In the L2 Neural Network Trigger of H1 three different algorithms are considered at present: ¢ Feed Forward Networks: These networks have a fully connected three-layer structure with one input layer and one hidden layer (with a maximum of 64 nodes each), and one output node (see fig. 4 ). A single output node is adequate since the network must only indicate whether the data from the current collision is to be retained or discarded. The input layer is fed with the components of a vector ¡ spanning the "trigger space", prepared by the preprocessing hardware. The value of the output
is used as a discriminator to make the trigger decision. Network architectures and weights were optimized offline using real and simulated detector data.
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Constructed Nets: For some simple, low-dimensional applications a topological correlator, exploiting the fast matrix-vector multiplication hardware of the CNAPS chip, is used [5] ¢ Background encapsulators: To avoid possible bias in selecting a specific physics class for training against the background, a self-organizing network for encapsulating the background is under study. The present strategy of using the networks is as follows. Each of the networks is trained for a specific physics channel and is coupled to a set of level 1 subtriggers particularly efficient for that channel. Because the level 1 subtriggers are sufficiently relaxed to be efficient, their rate is in many cases unacceptably high. The level 2 trigger therefore has the task to reduce the excess background rate in the subtrigger set while keeping the efficiency for the chosen physics channel high.
Detailed investigations have shown that
physics reactions, working all in parallel, are more efficient than a single larger net trained on all physics reactions simultaneously. More importantly, when putting these nets into a real trigger application, this degree of modularity is extremely helpful when additional triggers for new kinds of physics reactions are to be implemented: there is no need to retrain the other nets, the new physics net is simply added to the group of the others.
At present, 12 networks are running in parallel, mostly optimized for production of particles called 'vector mesons', which are difficult to separate from the background at level 1. Typical rate reductions are between a factor of 5 to over a hundred.
C. L2 Trigger Hardware
According to the principles described above, the hardware realization for the network trigger is chosen as follows (see fig. 5 ). Receiver cards collect the incoming L1 trigger information of the various subdetectors and distribute them via a 128 wide L2 bus to the DDB units. Each DDB is able to pick up a programmable set of items from the L2 data stream. It performs some basic operations on the items (e.g bit summing) and provides an input vector of maximally 64 ! words for one CNAPS/VME board. Controlling and configuring of the complete system is done by a THEMIS VME SPARCstation, which is located in the CNAPS crate.
1) The CNAPS board: The algorithms calculating the trigger decision are implemented on a VME board housing the CNAPS chip. This chip is an array of parallel fixed-point arithmetic processors in SIMD architecture. The CNAPS-1064 chip (or "array") houses 64 processor nodes (PN). Up to eight chips (512 PN's) can be combined on one board. A PN is an independent processor but shares the instruction unit and I/O busses with all other PN's. The instruction unit, the sequencer chip CSC-2, is responsible for the command and dataflow. The commands are distributed via a 32 PN command bus. The wide input and output busses are used for the data transfer to and from the CNAPS arrays. A direct access to these I/O busses is realized with a mezzanine board developed at the Max Planck Institut für Physik in Munich. Through this board the input vector is loaded into the CNAPS chip and the trigger result is sent back to the DDB without significant time delay. For synchronization reasons the CNAPS boards are driven with an external clock at 20. ¿From extensive simulations we have concluded that the chosen bit precision of the CNAPS (16 bits for the weights) is completely adequate for efficient running of the trigger. Due to the statistical limitation in the number of training samples (taken from real data, see also below) and the precision of the input data (8 bits) a higher precision in the network operations is neither necessary nor meaningful in a mathematical sense. The essential feature of the neural trigger is a fast and robust event decision, based on coarse information from the various subdetectors. 2) The Data Distribution Board (DDB): Experimental data is received at the trigger system in a variety of formats due to the different characteristics of the readout electronics of the various subdetectors. Before it can be handled by the L2 NN trigger, it must be reformatted to match the specifications of the CNAPS system. In addition, it may be advantageous to perform certain operations on the raw detector data so as to obtain more salient variables. While it is common in offline NN applications to devote considerable effort to discovering and calculating salient variables to feed the NN, in triggering applications, the realtime aspect severely restricts the complexity of the preprocessing operations which can be performed. In the H1 NN trigger, the functionality of the DDB preprocessor, as described below, is indeed somewhat limited. The upgraded DDB II, to be described in the section III, is much more sophisticated.
The Data Distribution Board resides in a special "L2 VME crate" equipped with the L2 Bus, an 8 times 16 bit parallel data bus running with the HERA clock in an interleaved mode, yielding an effective 20 MHz transfer rate. For each subdetector the level 1 data are sent serially onto one of the eight subbusses of the L2 backplane. For system control purposes, a special monitor board with an independent readout of the data transmitted over the L2 bus resides in the same crate. The data is a heterogeneous mixture from different subdetectors, including calorimetric energy sums, tracker histograms, etc.
On the DDB, the L2 data received are passed through a data type selection where they can be transformed (e. g. split into bytes or single bits) using look-up tables (LUT). After bit splitting, several preprocessing algorithms like summing of bits and bytes, bit selections or functions can be applied. The data may also be sent unchanged to the selection RAM, where the input vector for the neural network computer is stored. Through the use of XILINX 40XX chips the hardware can be flexibly adapted to changes, e.g. for new data formats in the received input. Using selection masks the data are transmitted via a parallel data bus to a mezzanine receiver card directly connected to the local data bus on the CNAPS board.
D. A Physics Result Using the Neural Trigger
New technologies are never incorporated into working systems solely as an intellectual exercise. The new solution must make some worthwhile contribution to system performance in order to justify the effort and modifications needed to include it. We present here, summarily, a physics result obtained with the H1 neural trigger, which was unobtainable using the original, non-neural H1 level 2 trigger.
With the trigger system described thus far ( [3] , see its full realization in fig. 6 ) data were taken since the summer of 1996. One of the interesting reactions studied in electron-proton scattering is the exclusive production of particles called 'heavy vector mesons', e.g., the
production [6] using the NN trigger has now been carried out over the full kinematic range of HERA, and results have permitted to conclusively rule out what was until now a popular theoretical model for £ ¥ ¤ ¦ production ("Regge-model" [7] ). While it is not appropriate to give here a full account of the neural networks used to trigger £ ¥ ¤ § ¦ production (for details see [3] ), we would nevertheless like to point out the salient features of that specific trigger.
£ ¥ ¤ § ¦
production from an electronproton initial state is characterized by the observation of a single electron-positron (or muon-antimuon) pair from the £ ¥ ¤ § ¦ decay, the primary beam electron and proton being little deflected and remaining unobserved in the beam pipe. The detector is thus practically "empty" except for these two decay products. At the first level, such events are efficiently triggered by the coincidence of a charged particle track and some energy deposition in the calorimeter, or by two energetic clusters. However, since the identical signature is very frequently caused by background processes as well, the level 1 trigger rate is far too high, in certain areas of the detector by up to two orders of magnitude. To cope with the very different backgrounds in the various regions of the detector, the full solid angle of the detector was divided into three parts. For each part a specific network has been optimized offline with real data, two of them in the traditional way using backpropagation, the last one being constructed "by hand" to take into account the simple topological correlations of the decay particles in the very "backward" region of the detector. The input quantities for the backpropagation networks were chosen from the proportional chambers ("MWPC"), the drift chambers ("DC"), and the calorimeters. The MWPC information results from the so-called " -vertex histogram", which returns statistical estimators for a possible event vertex (geometrical interaction point as reconstructed coarsely from track masks by fast coincidence logic). Similarly, the DC's provide counters at the first trigger level for low and high momentum particle tracks. Finally, the energy depositions in the forward, central and backward parts of the calorimeter were used. A total of typically 10-12 inputs (64 for the constructed net) were selected. As an example, the distributions for two typical network input variables are shown in fig. 7 : the left figure shows the distribution of the " -vertex" (resulting from the MWPC trigger processors), both for the signal (open histogram) and the background (shaded histogram). On the right-hand side the distribution for the number of high momentum, negatively charged particles is shown, as determined from the drift chamber trigger processors. As is visible from the figure, no clear separation is possible between signal and background from these variables alone. The training samples were obtained from fully reconstructed and positively identified events, both for the background as well as for the signal (which was collected with low efficiency prior to the deployment of the neural network trigger). Since these samples were quite small initially, only a small number of hidden nodes in the networks could be accepted (typically 4-6 hidden nodes, where we require, as a "rule-of-thumb", roughly ten times more training events than free parameters, i.e. weights and thresholds, to be determined). The training was carefully monitored by a control sample (half of the available event sample), thus avoiding overtraining and insufficient approach to the minimum of the error function. Typical background rejections obtained where about 90 percent, with efficiencies of retaining the interesting physics reactions above 95 percent. For the actual data taking at the accelerator the weights determined by the offline training are loaded into the neural hardware and normal recall steps are executed by the neural network trigger to form the event decision. As a general procedure, the networks are re-optimized offline with the additional new data obtained, resulting in better performance.
The NN trigger was thus an essential tool for the measure- production, which were unreachable before the advent of the trigger due to overwhelming background.
III. NEW PREPROCESSING ALGORITHMS: THE DDB II As HERA will move on to improve its collision rate by a factor of 5 in the year 2003 and beyond, both the H1 detector and its trigger system are being upgraded as well. Since the output rate to tape is to be limited to less than 10 Hz, the H1 trigger system will face the challenge of even increased rejection power. In order to meet this goal, the neural network trigger will also be upgraded to improve the preprocessing of the network input to more physics-oriented quantities.
The idea behind this is that the preprocessing will take over the "trivial" part of the correlations in the trigger data, namely the association of information from the various subdetectors to physical objects, as defined by their topological vicinity. Due to the cylindrical symmetry of H1 about the axis, data from any subdetector may be represented graphically on a grid in § © space, where © is the azimuthal angle. H1 however, uses a projective coordinate system centered on the collision point, giving rise to the § © grid of figure 8 ( is the polar angle) in which corresponding energy deposits in concentric subdetector layers are more readily grouped into physical objects. While with the old DDB I the networks were supplied with quantities partly integrated over the detector (e.g. energies in certain topological regions of the detector, numbers of tracks seen in the drift chambers etc., i.e.
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quantities characterizing the event) the new DDB II finds ¥ £ ¥ physical objects by associating the information from the various subdetectors, belonging to the same angular region. These objects are represented by a vector, the components of which are trigger quantities determined during the level 1 decision process. With this system, the full granularity of the level 1 trigger information is exploited, but the input data volume to the networks is limited to the physically relevant information. 
A. Preprocessing Algorithms
The central algorithm is clustering in the various subdetectors with subsequent matching of the clusters using ¥ and ¦ . To be specific, the following steps will be performed in dedicated hardware, making extensive use of fast, modern FPGA technology:
Cluster Algorithms: The calorimeter will be clustered at the highest available granularity (688 "trigger towers" or TT's), summing nearest neighbors around a local maximum, as schematically sketched in fig. 8 . Double counting of contiguous towers is avoided by the algorithm. Before the clustering, look-up tables will perform programmable transformations on the TT energies, for example, calculating the so-called 'transverse energy', or momentum component measured transversely to the beam direction, taking into account the polar angle Bit fields (such as hit maps from the various sets of wire chambers or the trigger cells of the calorimeters) will also be subjected to a cluster algorithm: In this case a preclustering will be performed, summing all immediate neighbors to a given "seed" bit. After this preclustering, which results in a "hilly" ¥ 1 2 ¦ plane, the same algorithm as for the calorimeter will be executed.
Matching: The clusters from the various layers of the detector will be gathered in physical objects, forming a vector of which the components represent the list of cluster quantities determined in the previous clustering step. The matching algorithm makes use of the respective
The process is illustrated schematically in fig. 9 Sorting: Subsequently, the objects found will be ordered ('sorted') in magnitude according to chosen components. Three parallel sorting machines are foreseen, delivering arrays of vectors sorted according to three pre-determined vector compo- nents like total energy, angular orientation, etc.
Post-processing: An optional final step is also considered which determines some physical quantities from the vector components, such as cluster counting, angular differences etc. The exact specifications for the post-processing is still under investigation, studying specific physics reactions.
Net Inputs: Due to the serial clocking-in of data into the CNAPS chip, a limit of about 8 to 10 objects (with 8 components each) plus additional variables from the post-processing step as net input is imposed, which should be quite sufficient for the physics applications considered at present.
As an example for the increased selection power of the DDB II with respect to the less sophisticated DDB presently operating, the production of a second type of 'heavy vector meson' called ¦ has been studied. Using the neural network trigger, this reaction was able to be observed in H1 for the first time [8] . The performance of the NN based on quantities derived from the DDB and expected with the new DDB II is shown in fig. 11 . Using the CNAPS for a simulation the new physics objects to be provided by the DDB II, the selection efficiency -at constant background rejection -could be increased by almost a factor of 2. Further manifestations for the superior separating power of the DDB II in more complicated reactions have been obtained in simulations.
It should be stressed here once more that the improved network performance observed with the DDB II is the result of a more intelligent use of the available input information: The preprocessing determines correlations among the trigger quantities, which could, in principle, also be found by a sufficiently complex network, given a correspondingly increased data set and adequate computing time for the offline training. In our concrete trigger example, however, large training samples are not available and therefore the "brute force" scenario is excluded. It is not surprising that physically motivated, cleverly prepared variables (i.e. an intelligent data reduction scheme) help tremendously in improving the neural network performance.
B. Hardware Implementation
The hardware implementation of the DDB II system can be divided into two parts, a control and the signal processing unit as shown in fig. 10 . Like all other data processing equipment at the H1 experiment the DDB II system is controlled via a VMEbus system. Each access to a VME-resource on the DDB II board proceeds under the control of the VME-bridge device. This device is also responsible for the initialization and the monitoring of all other FPGA-devices on the printed circuit board.
The signal processing path of the DDB II system starts with the L2 bus interface. The L2 Data Translation Table (LDTT) device gives the opportunity to transform the data via L2 bus through pre-loadable lookup tables. The functionality of the old DDB system is for compatibility reasons also integrated in this device. The translated data samples are then distributed to the different clustering engines. Next, the clustered subdetector data are combined to physical objects in the matching unit. The last two steps, the ordering and post-processing will be done in the CNAPS-CTRL device, which also controls the interaction with the associated CNAPS board. This device also generates the L2 trigger decision following the network operation. For a detailed description of the L2 hardware scheme with the DDB II system see [10] .
IV. NEW ARCHITECTURES FOR NEURAL NETWORK TRIGGERS OF UPCOMING EXPERIMENTS
After the upgrade of the data pre-processing stage for the H1 neural network trigger, interest will focus on the improvement of the intrinsic neural network hardware implementation, especially since the CNAPS chip has not seen an architectural revision for many years and in any case is no longer manufactured.
Another strong motivation for exploring more advanced implementations of neural network triggers is the new round of experiments planned for the LHC facility under construction at CERN. Multi-level trigger systems for the large colliding-beam experiments ATLAS [11] and CMS [12] at LHC have been proposed, similar to the ones existing now at HERA.
For ATLAS, as an example, the planned first trigger level comes from the calorimeter or outer tracking chambers, realized in dedicated hardware, with a typical latency of about 2 s. During this decision time the detector information is stored deadtime-free in so-called pipelines for final readout. One of the important tasks of the first level calorimeter trigger is to In what follows, the ATLAS experiment has served as a 'test scenario' for the development of two new neural trigger architectures obeying realistic constraints for a first-level trigger: number of inputs of order 100 (representing individual calorimeter cells in a 3-dimensional array around a cluster center); ability to accept a new set of inputs every BC (25 ns); and a latency of the neural operation of the order of 500 ns. The first architecture presented deals with a parallel dataflow combined with standard arithmetic data processing, while the second, 'Dolfin', is based on a serial arithmetic data processing scheme. A third subsection presents a comparison of the performance of the two architectures on specific problems, and in subsection 4, a brief summary of other hardware options is given.
A. Very Fast Parallel Neural Network
Architecture for Level 1 Triggering 1
) Context of Level 1 Triggering:
As neural networks have proven to be powerful processing tools at level 2, it is natural for physicists to ask whether they might also benefit from them at level 1. Aside from a few test experiments implementing neural networks at L1, however, this idea has not significantly advanced because available digital technology was unable to meet the timing constraints [13] . In light of recent advances, however, it is interesting to now re-examine this question.
To illustrate what may be possible today, a trigger scheme based on a dedicated fast neural chip is presented. The triggering specifications were based on those of the level 1 in the ATLAS experiment at LHC, that is, data arriving at each bunch crossing (25 ns), and a latency of (nominally) 500 ns is available to perform all of the neural processing. The neural network is the principal element of the trigger. It exploits data coming from the ATLAS calorimeter in order to perform optimal particle identification. Four classes of particles are allowed (for example, electron, photon, muon, jet), which thus fixes the number of outputs of the neural network at four. A study of the specifications of proposed calorimeter triggers led to a choice of 128 inputs to the net. This could correspond, for example, to the number of cells belonging to a local area with an ¡ granularity around a specific tower in two consecutive layer of a sub-detector. It is worth noting that although the NN architecture thus obtained resembles closely those used in the level 2 applications discussed earlier, its function is rather different, performing a local particle identification task rather than a global event accept/reject decision. In addition, level 2 triggers do not need to be able to accept new data at each bunch crossing.
While the numbers of inputs to and outputs from the neural network are determined by the physical requirements in the task to be performed (here: classification of three-dimensional shower patterns in a fine-grain calorimeter, returning probabilities for four particle classes), there is no firm general rule for the number of neurons and their topological arrangement in the hidden layers. As mentioned above, a guideline is provided by the offline training process, where the size of the training sample yields an estimate of the number of free parameters which could possibly be constrained during the backpropagation algorithm. Given sufficient statistics, however, a heuristic approach suggests a number of hidden nodes (in a single hidden layer) of roughly the same size as the number of input nodes. In our concrete example of a pattern recognition machine for the calorimeter trigger of ATLAS we have selected, given the severe time constraints in the execution phase, a hidden layer with 64 nodes. For the offline training, the complexity of such a network is quite high, but still manageable with present-day computing environments. Since it is foreseen to use Monte Carlo simulations of shower patterns, statistics is not a limiting factor.
A description of the trigger scheme is given in figure 12 . The central processing section consists of a neuro-chip which imple- ... Fig. 12 . The triggering scheme ments the overall structure of the neural network. The incoming analog data collected in the sub-detectors pass through a pre-processing unit which performs the digitization and applies straightforward manipulations to make them exploitable by the neuro-chips. A demultiplexing unit sequentially distributes the signals to the neuro-chips in a time-multiplexed way. This configuration permits to perform many more computations by considering the total latency time of 500 ns and not simply the small processing time available between two collisions (25 ns). These neuro-chips are replicated, and each implements exactly the same neural network. Finally, a multiplex unit recombines the outputs of the neuro-chips and sends them serially to the central trigger logic.
2) Description of the Individual NN Circuits:
The proposed architecture adopts a strategy of massive parallelism in order to address the difficult challenge of processing the data within the timing range imposed by level 1. It consists of a matrix distribution of simple processing elements (PE) which perform the total computation in a parallel way. The architecture is depicted in figure 13 , while a detailed description of a single PE is given in figure 14 .
Since the number of outputs of the neural network is fixed to 4 in this configuration, the processors matrix is composed of 4 columns. The number of rows corresponds to the number of neurons to be computed in the hidden layer. Fixed-point notation was chosen for the basic data representation. The weights are coded in 16 bits and the outputs in 8 bits, which is adequate for most neural network implementations [14] . Each PE contains an internal memory to store the weights and a set of additional registers to store possible intermediate results. The memories allow to store a maximum of 64 words of 16 bits each. These values were chosen as being the most appropriate for our specific configuration. A Multiplication ACcumulation unit (MAC) performs the sum of products in 32 bits, for the evaluation of the neuron activities. The impact of different data codings has not been simulated, as the real specifications of the application are not yet completely known. The proposed default values were retained since they correspond to an optimal use of the available logic resources. However, the circuit was designed to keep a high flexibility, and data coding may easily be changed due to implementation in reconfigurable devices.
All PE units are managed by a main internal control module 
Fig. 14. Description of a Processing Element
consisting of a state machine steered by a command bus. Each line of 4 PE's ends with a Row Accumulator unit whose purpose is to combine the different pre-sums coming from all PE's within the corresponding row. This unit is composed of a 32 bit accumulator and of a truncation unit enabling to pass from the 32 bit precision to 11 bits. This last value corresponds to the size of the address bus connected to the tables in which the activation function is stored.
Each row of PE's contains an internal memory whose role is to store the values of the output function. These memories consist of 18 kbit RAMs and allow the storage of up to 2048 values of 9 bits. These values however may be easily configured depending on the precision desired.
An Input/Output module distributes the incoming data on 4 parallel input buses each of which addresses a column of PE's separately. After complete processing, the data are sent serially via an output bus to the same module. Computations are performed in several steps : ¢ First, 4 out of the 128 inputs are provided at every clock cycle on the 4 input parallel buses and are accessible to all PE's at the same time. Each PE performs a MAC operation and stores the results in an internal register. This operation is repeated until all input data are processed which occurs after 32 clock cycles. The input layer calculation is performed using neuron parallelism, i.e., 32 subsequent incoming weights to a neuron are partially stored within the corresponding PE internal memory.
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The different pre-sums are then accumulated within a row and address the associated LUT in which the output function is stored. At this point, all units in the hidden layer are processed and the different neuron outputs are then available to compute the output layer.
The next step consists in broadcasting the neuron outputs back to all PE's within each row. In this configuration, each PE belonging to a column computes a part of the activity of one output neuron using synapse parallelism. The sub-results from each PE within a column have to be added. The pipelined adder tree collects the different subresults and sequentially provides the results. The output of the last adder is directly connected to a memory in which the activation function is stored.
The outputs of the neural network are then sent serially to the input/output module for communication with the external world. The architecture was designed to guarantee a very high execution speed. Beyond the massive parallelism, the way in which the different computations overlap is also crucial. For example, the circuit may begin to read a new input vector while processing the last vector. Table II shows that the execution time is 50 clock cycles, that is to say that the entire neural network is completely computed after this latency. The computational overlap consists in taking advantage of the fact that all PE's are partially available after computation of the first post-synaptic product, i.e., 32 clock cycles. After that time, new data are then ready to be processed, without disturbing other computations. We qualify this by remarking that the hidden layer computation may sometimes be interrupted during the output layer computation; however, this operation is very short and does not generate any significant delay or freezing in the computation process. Table I presents the execution time according to the number of inputs. The function tends to be linear when the number of inputs is sufficiently large. For a small number of inputs, this behavior is no longer observed. This is mainly due to a certain number of operations whose timing execution is independent of the number of inputs (e.g memory reading, data transfers on the bus, or operation latency).
One of the main advantages of the design is that the timing execution of the entire neural network is independent of the number of hidden units. In fact, this feature was the motivating factor in the conception and architectural choices, since the latency constraint was the most stringent. The price to be paid for this of course is a strong dependence on the required logical resources. Table II shows the timing dependence as a function of the number of hidden units.
The main drawback of our architecture is the correlation between the number of multipliers and the number of hidden units. Each PE contains a multiplier and since there are 4 PE within a row, the maximum number of hidden units which are effectively computable is
is the total number of required multipliers in the device. Since this arithmetic operation is the most demanding in terms of resources, it is obvious that the use of dedicated multipliers is unavoidable in order to save logic resources. A further consideration is the execution time as a function of the number of outputs. Table III shows a quasi-linear function starting from a small number of outputs. The output layer computation being pipelined, it is rather normal to observe this linearity. This result, however, is only an estimation and does not take into account the size of the register bank within a PE. Such banks are useful for example for storing intermediate results. A problem that may occur in case of an increase of the number of outputs is the introduction of delays in the computation, which has an impact on the recovery of computations. Indeed, each PE is only capable of executing a single multiplication within a clock cycle, and cannot process this operation for both hidden layer and output layer at the same time.
Another important feature of our design is its relatively small number of inputs and outputs. Only 75 pins are necessary to implement the 128-64-4 network, which considerably simplifies connectivity and board implementation. Moreover, the massive parallelization of calculations implies that it is possible to increase the size of the network to be implemented by cascading more chips, which will not drastically affect the timing performance.
Since it seemed unnecessary to implement learning algorithms in case of triggering applications, this feature has not been retained. Nevertheless, it could be imagined to implement such a feature thanks to our choice of FPGA's with their intrinsic flexibility and reconfiguration properties. One might, for example, reconfigure the FPGA between the execution and back-propagation phase of the learning algorithm.
3) Hardware Implementation: Our final circuit must be able to implement a 128-64-4 MLP in 500 ns. It has been shown in [9] that FPGA devices are the most appropriate for implementing neural network architectures with tight timing constraints, most importantly because of the possibility of massively parallel computation to limit the number of execution cycles. FPGA's, furthermore, ensure the flexibility to modify the circuit over time if need be; after implementing a baseline configuration corresponding to a specific size of network, for example, one could later reconfigure the FPGA if the specifications changed, simply by downloading the configuration onto the hardware itself. A third reason for the choice of FPGA's is the possibility to take advantage of internal resources which are particularly suited to the application. For example, FPGA's enable to implement a significant number of storage elements, such as memories or registers, which are very useful for storing weights, activation functions, etc. In circuits with fewer intrinsic storage elements, it is often necessary to provide external memories with correspondingly longer access times, thus degrading the overall performance of the system. These motivations have led to the choice of the Xilinx Virtex II family [15] for our circuit, as it is the only one with adequate speed performance and a sufficient number of internal multipliers to implement the design architecture. The target chip, the XC2V-8000, is the largest available today, providing 6 Million equivalent gates, as well as 168 bit embedded multipliers and their associated internal block memories, which will be particularly valuable in the case of massively parallel computations. Table IV shows the number of embedded multipliers used for different sizes of networks. In this table, it can be clearly seen that for the target chip, above 42 hidden units, it is necessary to build multipliers within logic cells, as all dedicated blocks are already used. In this case, a considerable amount of logic resources is devoted to these remaining multiplication operations, which may significantly increase the complexity of the design.
After synthesis and implementation, it was found that only 70% of the logic resources of the FPGA were utilized. This Number of neurons in Number of clock  the output layer  cycles  4  50  8  54  12  58  16  62  20 66 however is acceptable in light of the fact that in FPGA design, it is not always recommended to fill the circuit more than 80 %, in order to avoid performance degradation due to routing delays. As for sequential processing, we verified that only 50 clock cycles were necessary to process the entire neural network. Furthermore, in this configuration, only 32 cycles are required before processing a new input pattern. A timing simulation showed that a clock frequency of 120 MHz could be be reached, indicating that the specifications can be met using current programmable technology.
The simulation results of the FPGA solution, which uses 'standard arithmetic', as well as a comparison to 'Dolfin' (see below) and to CNAPS, are presented in section IV.C and table VIII.
B. Dolfin -Digit Online for Integration Neural Networks
As another possible option for the individual NN's in figure  12 , we have also considered a serial arithmetic approach. In large network structures the efforts to interconnect the neurons becomes of increasing significance. One possible solution to this problem is a serial data transmission between the network elements. Once a serial data stream for the interconnections is used, there is no need for parallel to serial and reverse conversion, since the internal calculation of a neuron by efficient serial arithmetic exists [16] .
The necessary functions for the implementation of a neuron can be divided into three different phases: the input weighting, the weighted input summation and the calculation of the neuron output signal. The first two functions can be easily implemented by ordinary multiplication and addition operations. Only the realization of the output function calculation requires a complex hardware implementation.
The most commonly utilized functions in this field are the so called sigmoid function, defined by output function, as first presented in [16] , can reduce the hardware efforts and speed up the performance of a serially implemented neuron function without any impact to the network behavior.
Unlike most other serial arithmetic implementations, digitonline algorithms generate results starting with the most significant digit (MSD) first. This is possible due to the utilization of a redundant number system. A signed-digit representation, described by eqn. 1, is used here, but carry-save is also possible. 
In this case the term "redundant" characterizes the utilization of a redundant number system for the number representation and does not refer to the robustness of the arithmetic circuit against internal failure. Like non-redundant number systems the base value . The multiple representation of one value may pose some problems if one must detect a particular value such as in a comparator. In such a case one must first transform the redundant number representation into a non-redundant system. This can be done simply with an ordinary carry propagate adder (CPA).
As for the non-redundant number system, in a redundant number scheme we have also an adder structure as a basic module for more complex operations. The main advantage of such a redundant adder (RA) is a constant delay independent of operand length. The behavior of such a signed digit adder can be described by Unfortunately the implementations of redundant adders like the Takagi adder [17] shown in Fig. 15 for SD operands are slightly larger than non-redundant adders.
Simple arithmetic functions like addition or multiplication can be implemented easily without the utilization of redundant adders in a least significant digit (LSD) first manner. An MSD-first implementation is also possible when using redundant adder structures. Higher level arithmetic operations like division or square root are MSD-first algorithms by nature; they cannot be transformed to a LSD-first style without an extreme performance penalty.
To determine the optimal direction of the serial data transmission we have to examine the internal processing operations of a neuron. If we limit the implementation only to the intrinsic data processing path, then we have a multiplication for the input weighting, some additions for the summation of the weighted inputs, and a classification operation. Depending on the type of classification function different operations will be involved. In our approach we focus on the use of a sigmoid or £ ¤ £ ¥ function for the classification in a feedforward network architecture. To prevent a performance bottleneck in the serial communication, we must not utilize lookup table based solutions. Furthermore we need a similar operation mode for all serial modules, either all modules using a least significant digit (LSD) first data result generation and transmission, or a most significant digit (MSD) first behavior. Due to the loss of time during the conversion of one transmission type into the other, we must not mix types in a single circuit, as shown in Fig. 16 . Hence, we must determine the least common denominator for the possible transmission type. For the mult and add operations, both LSD and MSD implementations exist, but for the classification operation we need a MSD-type communication as shown in Fig. 17 . The digit online arithmetic represents such a possible family of MSD-first algorithms, which was first presented in [19] .
The idea of digit-online algorithms can be described for a two operand example with eqn. 2-3 and the following iteration given by eqn. 
The algorithm starts with an initialization of some variables, the scaled residual , the operand vectors and §
, and the first -result digits . Depending on the function, the algorithm needs leading operand-digits to calculate the first result digit. This incorporates a function specific online delay for the result generation. During the following recursion the actual residual will be calculated and each iteration outputs a new result digit determined by the selection function eqn. 5. The resulting digit vector approximates the result step-by-step as shown in Fig. 18 . The redundant number system allows any necessary corrections of a previously estimated result.
As an example we will demonstrate the behavior of a simple digit online algorithm. A digit online addition can be described by eqn.6..8 for a minimal redundant binary number system with To explain the behavior of this digit online addition, table VII gives a step by step description of the following exercise Besides the basic digit online algorithms of addition and multiplication, further advanced functions like online division, online square root and online cordic are known. All these functions can be reduced to simple add, multiply and shift operations.
By cascading digit online modules as shown in Fig 19, sequential operations can be overlapped. Compared to conventional implementations of successively LSD-first and MSD-first operations this results in drastic performance improvements.
To prevent a performance bottleneck caused by a data stream direction conversion, the entire serial dataflow should be realized in the digit online fashion. Commonly a lookup table structure will be utilized for the activation function in parallel designs, but for a serial approach, we cannot use this type of implementation without performance penalty. Therefore, we construct an approximation of the £ ¤ £ ¥ function by combination of a linear, and a saturating function. Due to the MSD-first processing of the digits we can compare the argument vector of the saturating function, as in practical applications, which improves overall efficiency. For an LSD system we must wait for the whole digit vector to be processed before we can decide whether the neuron is activated or not. Furthermore, the behavior of the saturation function module follows an online concept to simplify the integration with the other digit online modules. With our approximation approach, we achieve a digit online delay of 3 clock cycles combined with a reduced implementation effort compared to an power series approximation. The influence of the approximation on the network characteristics in particular on the learning process can be fully compensated by additional learning cycles as shown in Fig. 20 The decision to increase the number of learning cycles at the benefit of reduced implementation effort depends on the application area of the neural network. If learning time is of less importance, one may employ a smaller activation function. Through the availability of digit-online modules for each function in a feedforward neural network, we can easily realize this structure by simple instantiation of the modules at the corresponding position in the circuit. For this reason the principle structure of a single neuron and also of the whole network would be unchanged by the utilization of the digit-online modules. Furthermore through the possible cascading of digit online operations in the addressed feed forward network architecture the entire network can process more than one pattern at a time, similarly to a pipelined design.
By the modular character of the digit online implementation this design can be easily adapted to different demands on the network dimension and accuracy. The linear scaling of the neuron count in one layer has an influence of only a factor ¢ ¡ ¤ £ # on the network performance.
The network could also be equipped to realize an on-chip training algorithm, should this prove useful, via a partial reuse of the feed forward design parts or, for a further speedup, with a separate back propagation signal path. Due to the timing dependences in the serial data processing, at this time only an offline back propagation algorithm has been tested.
The results derived from our FPGA reference designs based on this digit online approach validate the competitive ability of this solution as compared to conventional network implementations with parallel data transfers. For an external update of the weight values all corresponding memories are accessible via a simple bus system. The serial data transmission option leads to a drastic reduction of realization effort. Research activity is currently focused on the further optimization of the modular description to improve the area efficiency of the resulting design.
C. Comparison of the Parallel and Dolfin Architectures
In order to identify the appropriate application areas for our two architectures we compare our standard arithmetic solution based on a Xilinx Virtex II synthesis ('std. arith.') to the Dolfin serial solution in table VIII. A nominal comparison to the CNAPS architecture is also presented. Due to the active development on both architectures our results can only be preliminary and only a subset of possible solutions is shown. It is clear from columns 7 and 8 of the table that both architectures are able to provide latencies of several hundred nanoseconds to about one microsecond as required. The numbers in the final column dictate the number of parallel NN's it would be necessary to include in figure 11 in order to meet the 25 ns BC criterion. It is clear from the CNAPS number, although they are only estimates [20] , that the commercial chip would be inappropriate for this level 1 triggering task.
The standard arithmetic architecture is optimized for an FPGA implementation and utilizes special hardware features of an FPGA family for the network implementation. This configuration should be used in applications with non-continuous demand on network calculations. The Dolfin architecture is more focused on an ASIC implementation, but with the latest Xilinx FPGA family Virtex II it can also be successfully implemented on an FPGA target device. Due to the pipeline architecture it is especially suitable for streaming applications, i.e., for applications with a continuous dataflow.
The different target technologies involved in the development of our architectures are also visible in the FPGA synthesis results. The standard arithmetic architecture makes significant use of the special resources of the FPGA target device, whereas Dolfin, as an ASIC design, does not use any special FPGA resources. This results in a different design speed. Also, the dif-Architecture Input Hidden Output Data Weight Speed Clock cycles for one Number of clock cycles to Neurons width width (MHz) network calculation wait for the next operation std. arith .  128  64  4  8  16  120  50  32  25  25  3  16  16  64  66  23  Dolfin  128  36  4  16  16  62  70  26  128  64  4  16  16  62  71  26  CNAPS  128  64  4  8  16  20  192  192   TABLE VIII PERFORMANCE OF THE NETWORK ARCHITECTURES ferent FPGA utilization reflects the degree of target technology optimization.
D. Other Possible Hardware Implementations
Throughout the past 10 or so years, a number of alternatives for hardware implementations of neural networks have been proposed. It is interesting at this point to examine some of the other possibilities, and to highlight why they do not seem appropriate for the level-1 HEP triggering problem.
First, one may cite the various 'digital neurocomputer' type solutions. Among these is the Siemens SYNAPSE [21] chip, which uses a systolic architecture for executing MLP's, but unfortunately had very limited commercial success. Another approach is the introduction of a vector microprocessor, such as used in the Berkeley SPERT [23] . This paradigm is today known as SWAR (SIMD Within A Register) and is implemented in current micro-processors such as MMX in the Pentium or VIS in the SPARC. A third technique is the macro-SIMD architecture of the CNAPS, which has already been discussed in the context of the H1 level-2 neural network trigger. The problem with all of these chips, however, is that although comparatively fast, none comes even close to being able to execute a 128-64-4 MLP in the required 500 ns for level-1. Recall that the CNAPS networks in H1 level-2 took some 10 microseconds to execute a rather smaller network. It is nonetheless clear that the mentioned devices are now rather old, and a revised look at their architectural advantages in the light of recent hardware advances could prove fruitful. Indeed, in many ways, our FPGA solution for the individual neural networks retains much of the flavor of the original CNAPS SIMD approach.
An examination of alternative architectures would not be complete without a look at analog approaches. An early example is the ANNA [24] chip created at AT&T, which is limited to only one rather specific application (image processing). The ETANN [27] produced for some years by Intel, was meant to be a general purpose analog neurocomputer. It is, however, no longer available, and, in any case, took several microseconds to process a network of the size required for HEP trigger applications. In addition, careful attention to supply voltages and temperature were necessary to adequately exploit the ETANN [26] . The NeuroClassifier [25] chip was never produced commercially, but, at 20 nanoseconds for the evaluation of a large MLP, clearly falls into the class of devices capable of handling even level-1 HEP timing constraints. The experimental nature of the NeuroClassifier approach, however, unfortunately excludes it from consideration in a project which must be up and running in only a few years time.
Finally, it is interesting to examine the possibility of exploiting modern general purpose processors and/or clusters built from them for our problem. The main difficulty is that generic architectures such as VLIW DSP's or generic processors are limited by the number of useful operations they can execute within the allocated time. These circuits containing few multipliers (typically 2 to 8) must execute a significant number of cycles in order to calculate the MAC operations necessary to obtain the evaluation of the post-synaptic potentials. An estimate for an Intel Pentium III processor (800 MHz), for example, gives an execution time of 800 s for our network, which clearly shows that the latency constraint cannot be met on such a device. A more detailed simulation for the TMS320C6201 DSP chip, which executes only two multiplications per clock cycle, gave a result [22] of more than 400 s, which, again, is orders of magnitude away from the required result. The possible usage of processor clusters or distributed computing has also been sidelined since these would lead to unmanageable communications flow and memory bandwidth problems. And even if those problems were to be overcome, a cluster type solution would undoubtedly lead to a massive and very expensive calculating engine, as compared to the FPGA solution, which is relatively compact.
Had our study been undertaken five years ago, the outcome would certainly have been quite different, as it is only in the past few years that FPGA chip resources have become sophisticated enough to imagine the kind of architecture that we have proposed. FPGA's such as Virtex II from Xilinx (or Stratix from Altera [28] ) represent a flexible, stable, commercially available solution, which is capable of meeting our timing constraints, and it is for these reasons that they have been retained for our problem.
V. CONCLUSION
The H1 experiment at HERA has successfully used a neural network level 2 trigger based on the CNAPS chip as part of its standard trigger system for over 5 years. The system has permitted to carry out new physics studies which would have been unrealizable using the previous trigger system. Hardware preprocessing, implemented in FPGA's, which reformat the raw detector data before forwarding it to the neural networks, is an essential component of the system. In the current upgrade to H1, a new preprocessor, the DDB II, also based on FPGA's, is being prepared, which will allow to carry out sophisticated cluster finding, matching, sorting, and other operations at extremely high speed. This will provide the neural networks with more salient input variables and lead to higher quality background rejection. For any subsequent H1 upgrades, as well as for the experiments planned for LHC, a new implementation standard for the neural networks themselves will have to be found. Two possible architectures have been presented, which demonstrate that the newest generations of FPGA's should be capable of meeting the more stringent real time constraints expected at future HEP experiments.
